FPGA Implementation of High Performance DCT/IDCT Processor

Chung-Hua University Repository > 工學院 > 電子工程學系 > 研討會論文 > Item 987654321/33527

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://chur.chu.edu.tw/handle/987654321/33527

题名:	FPGA Implementation of High Performance DCT/IDCT Processor
作者:	謝曜式 Shieh, Yaw-Shih
贡献者:	電子工程學系 Electronics Engineering
关键词:	DCT/IDCT;subband decomposition;linear array;pipelined;scable;FPGA
日期:	2011
上传时间:	2014-06-27 02:24:48 (UTC+8)
摘要:	Discrete cosine transform (DCT) and inverse DCT (IDCT) are important in various image processing systems. In this paper, a novel linear array of simple compuations is pro[osed for DCT/IDCT, which is based on the subband decompositions of a signal. To in
显示于类别:	[電子工程學系] 研討會論文

文件中的档案:

档案	描述	大小	格式	浏览次数
s_I403_0104.pdf		28Kb	Adobe PDF	165	检视/开启

在CHUR中所有的数据项都受到原著作权保护.