

FPGA Implementation of High Performance DCT/IDCT Processor

謝曜式, 宋志雲, 辛錫進

Electronics Engineering

Engineering

ysdaniel@chu.edu.tw

Abstract

Discrete cosine transform (DCT) and inverse DCT (IDCT) are important in various image processing systems. In this paper, a novel linear array of simple computations is proposed for DCT/IDCT, which is based on the subband decompositions of a signal. To increase throughput as well as decrease hardware cost, the input and output signals data are deliberately reordered. The proposed 8-point DCT/IDCT processor with three multipliers, simple adders, and less registers and ROM storing the immediate results and coefficients, respectively, has been implemented using FPGA. The linear-array architecture with computation complexity $O(3N/8)$ for DCT/IDCT is fully pipelined and high scalable. The proposed architectures for 2-D DCT/IDCT processors not only simplify hardware but also reduce the power consumption.

Keyword : DCT/IDCT, subband decomposition, linear array, pipelined, scalable.
FPGA