Collection Teachers Books [10/14] Patents [1/3] Research Project [4/4] Journal Articles [60/113] Seminar Papers [58/176] Siblings 工業工程管理研究所 [4/41] Ph.D.Program in Engineering Science [49/56] Department of Mechanical Engineering [779/1226] 機械與航太工程研究所 [19/90] Department of Communication Engineering [134/242] Department of Electrical Engineering [268/712] Community Statistics Item counts issued in 3 years:0(0.00%) Items With Fulltext:133(42.90%) Download counts of the item Download times greater than 0:133(100.00%) Download times greater than 100:123(92.48%) Total Bitstream Download Counts:28452(1.10%) Last Update: 2025-02-26 10:24 Top Upload Loading... Top Download Loading... Recent Submissions Reconfigurable VLSI Architecture fo... High-SFDR and Multiplierless Direct... A High-Efficient and Cost-Effective... A Hybrid SPIHT-EBC Image Coder Image Coding with Adaptive Wavelet ... X-type strap with multi-lead sensin... An EfficiEnt RearrangemEnt of Wavel... Memory-EfficiEnt and High-Performan... A Hybrid SPIHT-EBC Image Coder Low-Power and High-Performance 2-D ...

Jump to: [Chinese Items]   [0-9]   [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ] or enter the first few letters:

Showing items 281-290 of 310. (31 Page(s) Totally) << < 22 23 24 25 26 27 28 29 30 31 > >> View [10|25|50] records per page

Date	Title	Authors
2006	VLSI Implementation of High-Efficient 2-D Lifting-Based DWT and IDWT Processors	謝曜式; Shieh, Yaw-Shih
2007	VLSI Implementation of High-Performance CORDIC-Based Vector Interpolator in Power-Aware 3-D Graphic Systems	宋志雲; Sung, Tze-Yun
2013	VLSI IMPLEMENTATION OF LOW-POWER AND HIGH-SFDR DIGITAL FREQUENCY SYNTHESIZER FOR UNDERWATER INSTRUMENTS AND NETWORK SYSTEMS	宋志雲; Sung, Tze-Yun
2006	VLSI Implementation of Memory-Efficiency Multiplierless DCT and IDCT Processors	謝曜式; Shieh, Yaw-Shih
2006	VLSI Implementation of Memory-Efficiency Multiplierless DCT and IDCT Processors	宋志雲; Sung, Tze-Yun
2005	VLSI Implementation of Pipelined Architectures for 2-D Discrete Wavelet Transform and Its Inversion	謝曜式; Shieh, Yaw-Shih
2005	VLSI Implementation of Pipelined Architectures for 2-D Discrete Wavelet Transform and Its Inversion	宋志雲; Sung, Tze-Yun
2009	VLSI Reconfigurable Architecture for 9/7-5/3 Lifting-Based Discrete Wavelet Transform	宋志雲; Sung, Tze-Yun
2011	Wavelet Based Just Noticeable Distortion Model for Transparent Watermarking	謝曜式; Shieh, Yaw-Shih
2011	Wavelet Based Just Noticeable Distortion Model for Transparent Watermarking	宋志雲; Sung, Tze-Yun

Showing items 281-290 of 310. (31 Page(s) Totally) << < 22 23 24 25 26 27 28 29 30 31 > >> View [10|25|50] records per page