Siblings Teachers Books [10/14] Patents [1/3] Research Project [4/4] Journal Articles [60/113] Collection Statistics Item counts issued in 3 years:0(0.00%) Items With Fulltext:58(32.95%) Download counts of the item Download times greater than 0:58(100.00%) Download times greater than 100:55(94.83%) Total Bitstream Download Counts:10453(37.90%) Last Update: 2024-12-01 11:03 Top Upload Loading... Top Download Loading... Recent Submissions Reconfigurable VLSI Architecture fo... High-SFDR and Multiplierless Direct... A High-Efficient and Cost-Effective... Effect of the mixed N2/O2 Oxidation... Microwave Annealing Reconfigurable Architecture for VLS... A Novel Linear Array for Discrete C... A Wideband 0.18um CMOS LNA with RF-... High Current Driving of SnO2 Channe... Flatband Voltage Tuning and EOT Red...

Jump to: [Chinese Items]   [0-9]   [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ] or enter the first few letters:

Showing items 101-125 of 176. (8 Page(s) Totally) << < 1 2 3 4 5 6 7 8 > >> View [10|25|50] records per page

Date	Title	Authors
2006	Memory-Efficiency and High-Speed Architectures for Forward and Inverse DCT with Multiplierless Operation	謝曜式; Shieh, Yaw-Shih
2006	Memory-Efficiency and High-Speed Architectures for Forward and Inverse DCT with Multiplierless Operation	宋志雲; Sung, Tze-Yun
2006	Memory-Efficiency Multiplierless VLSI Architecture for 2-D DWT Using 9/7 Wavelet Filter	謝曜式; Shieh, Yaw-Shih
2006	Memory-Efficiency Multiplierless VLSI Architecture for 2-D DWT Using 9/7 Wavelet Filter	宋志雲; Sung, Tze-Yun
2007	Memory-Efficient and High-Performance 2-D DCT and IDCT Processors Based on CORDIC Rotation	宋志雲; Sung, Tze-Yun
2007	Memory-Efficient and High-Performance Parallel-Pipelined Architectures for 5/3 Forward and Inverse Discrete Wavelet Transform	宋志雲; Sung, Tze-Yun
2007	Memory-Efficient and High-Speed Line-Based Architecture for 2-D Discrete Wavelet Transform with Lifting Scheme	宋志雲; Sung, Tze-Yun
2007	Metallic nano-ball tips for field sensitive microscopy	鄭劭家; Chao-Chia, Cheng
2012	Microwave Annealing	賴瓊惠; Lai, Chiung-Hui
2012	Miniature Antenna for UWB Applications	莊添民; Chuang, Tim
2007	MLP/BP-based DFEs for Distorted QPSK Signal Recovery in Non-minimum Phase Channels	許騰仁; Hsu, Terng-Ren
2009	MLP/BP-based MIMO DFEs for distorted 16-QAM signal recovery in severe ISI channels with ACI disturbances	許騰仁; Hsu, Terng-Ren
2010	MLP/BP-based soft DFEs with bit-interleaved TCM for distorted 16-QAM signal recovery in severe ISI channels	許騰仁; Hsu, Terng-Ren
2008	MLPIBP-based MIMO DFEs for Suppressing lSI and ACI to Recover Distorted QPSK Signal in Severe lSI Channels	許騰仁; Hsu, Terng-Ren
2012	Multi-Point Correction Method in CMOS Current-Mode Function Design	林國珍; Lin, Kuo-Jen
2010	Multiplierless, Folded Reconfigurable Architecture for VLSI Wavelet Filter	宋志雲; Sung, Tze-Yun
2010	Nickel Nanocrystals embedded in MANOS Low Temperature Poly-Silicon Thin Film Transistor with Low Programming/Erasing Voltage for Non-Volatile Memory Application	吳建宏; rossiwu
2012	A Novel Fractional Discrete Cosine Transform Based Reversible Watermarking for Biomedical Image Applications	宋志雲; Sung, Tze-Yun
2010	A Novel Linear Array for Discrete Cosine Transform	宋志雲; Sung, Tze-Yun
2007	Novel Oxynitride Layer Applied to Flash Memory using HfO2 as Charge Trapping Layer	賴瓊惠; Lai, Chiung-Hui
2010	Novel Tunneling Oxynitride Layer Applied to Floating Gate Flash Memory	賴瓊惠; Lai, Chiung-Hui
2012	A Novel VLSI Architecture for Digital Frequency Synthesizer	宋志雲; Sung, Tze-Yun
2010	A Novel VLSI Linear Array for 2-D DCT/IDCT	宋志雲; Sung, Tze-Yun
2010	A Novel VLSI Linear Array for 2-D DCT/IDCT	謝曜式; Shieh, Yaw-Shih
2010	A Novel VLSI Linear Array for Discrete Cosine Transform and Its Inverse	謝曜式; Shieh, Yaw-Shih

Showing items 101-125 of 176. (8 Page(s) Totally) << < 1 2 3 4 5 6 7 8 > >> View [10|25|50] records per page