English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 8557/14866 (58%)
造訪人次 : 2376898      線上人數 : 1600
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    主頁登入上傳說明關於CHUR管理 到手機版
    Chung-Hua University Repository >  依題名瀏覽

    跳至: [中文]   [數字0-9]   [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
    請輸入前幾個字:   

    顯示項目4251-4260 / 14866. (共1487頁)
    << < 421 422 423 424 425 426 427 428 429 430 > >>
    每頁顯示[10|25|50]項目
    日期題名作者
    2009 A Low-Power and High-Precision Spread Spectrum Clock Generator for Serial Advanced Technology Attachment Application Using Two-Point Modulation 高曜煌; Kao, Yao-Huang
    2009 Low-Power and High-SFDR Direct Digital Frequency Synthesizer Based on Hybrid CORDIC Algorithm 宋志雲; Sung, Tze-Yun
    2009 Low-Power and High-SFDR Hybrid CORDIC-Based Direct Digital Frequency Synthesizer 宋志雲; Sung, Tze-Yun
    2006 Low-Power and High-Speed Architectures for 2-D DCT and IDCT Based on CORDIC Rotation 宋志雲; Sung, Tze-Yun
    2010 Low-power and high-speed CORDIC-based split-radix FFT processor for OFDM systems 宋志雲; Sung, Tze-Yun
    2006 Low-Power and Multiplierless Architectures for Line-Based 2-D DWT and IDWT 謝曜式; Shieh, Yaw-Shih
    2006 Low-Power and Multiplierless Architectures for Line-Based 2-D DWT and IDWT 宋志雲; Sung, Tze-Yun
    2009 Low-Power Multiplier Design with Row and Column Bypassing 顏金泰; YAN, JIN-TAI
    2006 Low-Power Multiplierless 2-D DWT and IDWT Architectures Using 4-tap Daubechies Filters 謝曜式; Shieh, Yaw-Shih
    2006 Low-Power Multiplierless 2-D DWT and IDWT Architectures Using 4-tap Daubechies Filters 宋志雲; Sung, Tze-Yun
    顯示項目4251-4260 / 14866. (共1487頁)
    << < 421 422 423 424 425 426 427 428 429 430 > >>
    每頁顯示[10|25|50]項目

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©  2006-2025  - 回饋