Chung-Hua University Repository:作者相關文件

類別瀏覽

正在載入社群分類, 請稍候....

年代瀏覽

正在載入年代分類, 請稍候....

"謝曜式"的相關文件

類別	日期	題名	作者
[電子工程學系] 期刊論文	2012	Haar-Wavelet-Based Just Noticeable Distortion Model for Transparent Watermark	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2012	A Unified Algorithm for Subband-Based Discrete Cosine Transform	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2012	A Rate-Distortion-Based Merging Algorithm for Compressed Image Segmentation	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2012	A Novel Fractional-Discrete-Cosine-Transform-Based Reversible Watermarking for Healthcare Information Management Systems	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2012	Adaptive Binary Arithmetic Coder-Based Image Feature and Segmentation in the Compressed Domain	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2012	Difference-Equation-Based Digital Frequency Synthesizer	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2012	Histogram Modification and Wavelet Transform for High Performance Watermarking	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2012	A New Texture Synthesis Algorithm Based on Wavelet Packet Tree	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2012	An Adaptive Coding Pass Scanning Algorithm for Optimal Rate Control in Biomedical Images	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2012	Nested Quantization Index Modulation for ReversibleWatermarking and Its Application to Healthcare InformationManagement Systems	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2010	A Novel Linear Array for Discrete Cosine Transform	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2010	An Efficient VLSI Linear Array for DCT/IDCT Using Subband Decomposition Algorithm	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2009	The Fast DCT and IDCT Algorithm by Subband Decomposition of signal	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2008	A Superior Algorithm for Resizing Images by using the Subband DCT	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2007	A Fast Algorithm for Resizing Images in the DCT Domain	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2006	Memory-Efficient and Fast Architectures for Forward and Inverse DCT with Multiplierless Operation,	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2006	The Closed-Loop Control for Dual-Output Boost Converter with Single inductor	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2006	VLSI Implementation of a High-Efficient and Cost-Effective LCD Singal Processor,	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2005	Area, Power and Throughput Trade-Offs in the Design of Pipelined 2-D Discrete Wavelet Transform Architectures Using Direct Cascading Form	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2005	Friction Compensation for Contour Error of Two-Axis Motion Control System by Using Cross-Couple with Variable-Gain PD Control	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2005	A igh-Speed/Low-Power Architecture for Two-Dimensional Inverse Discrete Wavelet Transform With Multiplierless Operation	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2005	A High Speed and Low Dead Zone PFD with Delay Circuits	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2005	Dual Output Boost Converter Using Single Inductor	謝曜式; Shieh, Yaw-Shih
[電子工程學系] 期刊論文	2005	A High-Speed /Ultra Low-Power Architecture for Two-Dimensional Discrete Wavelet Transform	謝曜式; Shieh, Yaw-Shih

資料載入中.....

類別瀏覽

年代瀏覽

"謝曜式"的相關文件