A High-Speed and Low-power Architecture for 2-D Inverse Discrete Wavelet Transform with Multiplierless Operation

CHUR > College of Engineering > Department of Electrical Engineering > Seminar Papers > Item 987654321/33726

Please use this identifier to cite or link to this item: http://chur.chu.edu.tw/handle/987654321/33726

Title:	A High-Speed and Low-power Architecture for 2-D Inverse Discrete Wavelet Transform with Multiplierless Operation
Authors:	宋志雲 Sung, Tze-Yun
Contributors:	電機工程學系 Electrical Engineering
Date:	2005
Issue Date:	2014-06-27 02:29:06 (UTC+8)
Appears in Collections:	[Department of Electrical Engineering] Seminar Papers

Files in This Item:

There are no files associated with this item.