Based on the elimination feature of redundant inverters in merging 1-bit flip-flops into multi-bit flip-flops, given the congested constraint of unallocated bins and the length constraints of the input and output signals of all the 1-bit flip-flops, an ef