


PWM創意馬達  
愛國者控制飛彈

# 組員

- b09601103 何建儒
- B09901041 鄧金國
- B09801214 張庭維
- B09801111 謝仁翔
- B09901111 杜彥寬
- B09901205 邱俊豪
- B09901217 林念澤
- B09901302 黃建智
- B09901082 李俊宏

# 架構



# 程式

```
1 module mode555 (clock, reset, OUT);
2   input  clock, reset;
3   output OUT;
4   reg    OUT;
5   reg    [9:0]A;
6   always@(posedge clock, negedge reset)
7   begin
8       OUT=A[9];
9       if(!reset);
10      else if (A==10'd554)A<=0;
11          else A<=A+1;
12      end
13 endmodule
14
```

```
1 module mode225 (clock, reset, A, OUT);
2   input  clock, reset;
3   output [7:0]A;
4   reg    [7:0]A;
5   output OUT;
6   reg    OUT;
7   always@(posedge clock, negedge reset)
8   begin
9       OUT=A[7];
10      if(!reset);
11      else if (A==8'd224)A<=0;
12          else A<=A+1;
13      end
14 endmodule
```

```
1 module contral(out,clk,reset);
2 input clk,reset;
3 output [7:0]out;
4 reg [3:0]sw;
5 reg [6:0]cunt;
6 reg [7:0]out;
7 reg [3:0]Q;
8 reg s;
9 always@(posedge clk,negedge reset)
10 begin
11     if(!reset) Q<=4'd0;
12     else if (Q==4'd9)
13         begin
14             Q<=4'd0;
15             s=1;
16         end
17     else
18         begin
19             Q<=Q+1;
20             s=0;
21         end
22     end
```

```
23 /*always@(sw)
24 begin
25     case(sw)
26         4'd0:out=8'd90;
27         4'd1:out=8'd60;
28         default:out=8'b00000000;
29     endcase
30 end*/
31 always@(posedge Q[3],negedge reset)
32 begin
33     if (!reset)
34         cunt<=0;
35     else if (cunt==7'd99)
36         cunt<=7'd0;
37     else cunt<=cunt+1;
38 end
39 always@(cunt)|
40 begin
41     case(cunt)
42         7'd0 :out=8'd0;
43         7'd1 :out=8'd0;
44         7'd2 :out=8'd0;
45         7'd3 :out=8'd0;
```

```
46 7'd4 :out=8'd0;
47 7'd5 :out=8'd0;
48 7'd6 :out=8'd0;
49 7'd7 :out=8'd0;
50 7'd8 :out=8'd0;
51 7'd9 :out=8'd0;
52 7'd10 :out=8'd0;
53 7'd11 :out=8'd0;
54 7'd13 :out=8'd0;
55 7'd14 :out=8'd0;
56 7'd15 :out=8'd0;
57 7'd16 :out=8'd0;
58 7'd17 :out=8'd0;
59 7'd18 :out=8'd0;
60 7'd19 :out=8'd0;
61 7'd20 :out=8'd0;
62 7'd21 :out=8'd0;
63 7'd22 :out=8'd0;
64 7'd23 :out=8'd0;
65 7'd24 :out=8'd0;
66 7'd25 :out=8'd0;
67 7'd26 :out=8'd0;
68 7'd27 :out=8'd0;
69 7'd28 :out=8'd0;
```

```
70 7'd29 :out=8'd0;
71 7'd30 :out=8'd0;
72 7'd31 :out=8'd0;
73 7'd32 :out=8'd0;
74 7'd33 :out=8'd0;
75 7'd34 :out=8'd0;
76 7'd35 :out=8'd0;
77 7'd36 :out=8'd0;
78 7'd37 :out=8'd0;
79 7'd38 :out=8'd0;
80 7'd39 :out=8'd0;
81 7'd40 :out=8'd0;
82 7'd41 :out=8'd0;
83 7'd42 :out=8'd0;
84 7'd43 :out=8'd0;
85 7'd44 :out=8'd0;
86 7'd45 :out=8'd0;
87 7'd46 :out=8'd0;
88 7'd47 :out=8'd0;
89 7'd48 :out=8'd0;
90 7'd49 :out=8'd0;
91 /*6'd50 :out=8'd0;
92 6'd51 :out=8'd0;
93 6'd52 :out=8'd0;
```


```
94 6'd53 :out=8'd0;
95 6'd54 :out=8'd0;
96 6'd55 :out=8'd0;
97 6'd56 :out=8'd0;
98 6'd57 :out=8'd0;
99 6'd58 :out=8'd0;
100 6'd59 :out=8'd0;
101 6'd60 :out=8'd0;
102 6'd61 :out=8'd0;
103 6'd62 :out=8'd0;
104 6'd63 :out=8'd0;
105 6'd64 :out=8'd0;
106 6'd65 :out=8'd0;
107 6'd66 :out=8'd0;
108 6'd67 :out=8'd0;
109 6'd68 :out=8'd0;
110 6'd69 :out=8'd0;
111 6'd70 :out=8'd0;
112 6'd71 :out=8'd0;
113 6'd72 :out=8'd0;
114 6'd73 :out=8'd0;
115 6'd74 :out=8'd0;
116 6'd76 :out=8'd0;
117 6'd77 :out=8'd0;
```

```
120 6'd80 :out=8'd1;
121 6'd81 :out=8'd1;
122 6'd82 :out=8'd1;
123 6'd83 :out=8'd1;
124 6'd84 :out=8'd1;
125 6'd85 :out=8'd1;
126 6'd86 :out=8'd1;
127 6'd87 :out=8'd1;
128 6'd88 :out=8'd1;
129 6'd89 :out=8'd1;
130 6'd90 :out=8'd1;
131 6'd91 :out=8'd1;
132 6'd92 :out=8'd1;
133 6'd93 :out=8'd1;
134 6'd94 :out=8'd1;
135 6'd95 :out=8'd1;
136 6'd96 :out=8'd1;
137 6'd97 :out=8'd1;
138 6'd98 :out=8'd1;*/
139 default:out=8'd179;
140 endcase
```




```
1ER.bdf* | abc mode555.v | abc mode225.v | abc cmp.v
1 module decoder3x8 (clock, reset, CHOUT);
2 input clock, reset;
3 output [7:0]CHOUT;
4 reg [7:0]CHOUT;
5 reg [2:0]A;
6 always@ (posedge clock, negedge reset)
7 begin
8     if (!reset);
9     else A<=A+1;
10 end
11 always@ (A)
12 begin
13     case (A)
14     3'd0: CHOUT=8'b00000001;
15     3'd1: CHOUT=8'b00000010;
16     3'd2: CHOUT=8'b00000100;
17     3'd3: CHOUT=8'b00001000;
18     3'd4: CHOUT=8'b00010000;
19     3'd5: CHOUT=8'b00100000;
20     3'd6: CHOUT=8'b01000000;
21     default: CHOUT=8'b10000000;
22     endcase
23 end
24 endmodule
```

```
1r_1ER.bdf* | abc mode555.v | abc mode225.v
1 module cmp (SW, AS, OUT);
2 input [7:0]SW;
3 input [7:0]AS;
4 output OUT;
5 reg [7:0]SW1;
6 reg OUT;
7 always@ (SW, AS)
8 begin
9     SW1={SW}+8'd45;
10    if (SW1>AS) OUT=1;
11    else OUT=0;
12 end
13 endmodule
```

# 電路圖



# 成品圖流程圖



# 影片

